Topic Hub

Digital Electronics

10 Official GATE PH Questions with Verified Solutions & Answer Keys

Practice in Simulator Formula Sheet Take Mock Test

Solved Questions for Digital Electronics

GATE PH 2011 • Q63 (MCQ) +2 Mark

P, Q, R and S are four types of dangerous microbes recently found in a human habitat. The area of each circle with its diameter printed in brackets represents the growth of a singl...

View Step-by-Step Derivation → • Answer Key: A
GATE PH 2014 • Q35 (NAT) +1 Mark

The minimum number of flip-flops required to construct a mod-75 counter is _______. V t t0 V0 V t V0 t0 V t V0 t0 V t V0 t0 V t t0 V0 PH 5/10 PH (GATE 2014)...

View Step-by-Step Derivation → • Answer Key: 6.99  to 7.01
GATE PH 2017 • Q40 (MCQ) +2 Mark

The minimum number of NAND gates required to construct an OR gate is: (A) 2 (B) 4 (C) 5 (D) 3...

View Step-by-Step Derivation → • Answer Key: D
GATE PH 2019 • Q36 (MCQ) +2 Mark

Consider the following Boolean expression: ( ) ( ) ( ) A B A B C A B C   + + + +   It can be represented by a single three-input logic gate. Identify the gate (a) AND (b) OR (c...

View Step-by-Step Derivation → • Answer Key: D
GATE PH 2021 • Q60 (NAT) +2 Mark

A contour integral is defined as $I_n = \oint_C \frac{dz}{(z-1)^n + z^{n/2}}$ where $n$ is a positive integer and $C$ is the closed contour consisting of the real line segment from...

View Step-by-Step Derivation → • Answer Key: 5 to 5
GATE PH 2022 • Q59 (NAT) +2 Mark

The minimum number of two-input NAND gates required to implement the following Boolean expression is ________________ Y = [AB(C + BD) + A̅B]C...

View Step-by-Step Derivation → • Answer Key: 3 to 3
GATE PH 2024 • Q24 (MCQ) +1 Mark

Consider the following circuit: Suppose the input signal P is and the input signal Q is Which one of the following output signals is correct? (A) (B) (C) (D)...

View Step-by-Step Derivation → • Answer Key: A
GATE PH 2024 • Q32 (NAT) +1 Mark

The minimum number of basic logic gates required to realize the Boolean expression B ∙ (A + B) + A ∙ (B̅ + A) is _____ (in integer)....

View Step-by-Step Derivation → • Answer Key: 1 to 1
GATE PH 2025 • Q19 (MCQ) +1 Mark

A logic gate circuit is shown in the figure below. The correct combination for the input (P, Q) for which the output T = 1 is (A) (0, 0) (B) (0, 1) (C) (1, 1) (D) (1, 0)...

View Step-by-Step Derivation → • Answer Key: A
GATE PH 2025 • Q41 (MCQ) +2 Mark

An \alpha particle is scattered from an Au target at rest as shown in the figure. D1 and D2 are the detectors to detect the scattered \alpha particle at an angle 𝜃 and along the b...

View Step-by-Step Derivation → • Answer Key: A